Navigation
Highlights
Institut
Forschung
Studium und Lehre
Übersicht
Studentische Arbeiten
Hinweise
Mitarbeiter
Presse und Jobs

Quick Links
Publikationen
Anfahrt
Kontakt

Website Info
Suche
Login
Inhalt
Impressum

Login
Benutzer:
Passwort:
LOGIN

Studium und Lehre > Applied VLSI Design 2013 > Applied VLSI Design 2012

Applied VLSI design (2012)

Official tutors

- **Prof. Dr.-Ing. Dirk Timmermann**
- M.Sc. Vlado Altmann
- M.Sc. Martin Gag
- M.Sc. Jan Skodzik
- M.Sc. Tim Wegner
- **Dr.-Ing. Peter Danielis**

Contents
Official Tutors
Course info
Timetable
Attendees & more
Design infos
Arihtmetic structures
Information on Synopsys and ST
Cadence FE
Old Projects:
2011
2010

Course info

Schedule: The project **starts on October 18th, 2012** and **ends on January 31th, 2013** (WS 2012/13).
Title: Applied VLSI design, Module Nr. 24205 (resp. Spezielle Anwendungen des VLSI-Entwurfs)

Meetings will take place as scheduled in the **Timetable**, i.e. mostly Thursdays @ 11:00 p.m. in room 1226 (the room and dates may change during the semester, please check on that in advance).

Good and very good grades depend on various aspects like attending ALL meetings, independent and regular work on the given tasks, proper and methodical documentation as well as qualified presentations of achieved results, conclusions and optimizations! Please send all your paper work (docs, hints & advices, slides) and slides to Vlado Altmann **and** Martin Gag Your presentation slides must be sent **1 DAY BEFORE** the scheduled meeting for the presentation! Your work will be added to this website.

As the work is primarily performed in our laboratories, consider the associated general **rules of regulation**.

Presentation

- Each presenter has 5 minutes. The last minute will be indicated. Be aware of your time (5 min), no extra time will be given. Thus, prepare and test your talk at home.
- Accepted file formats are solely ppt and pdf (to avoid conflicts with faulty display do not use latest versions or features that might not be widely supported)
- We want to know:
  - Which problems and room for optimization did you observe in your last design/approach? (with the design, not with the tools)
  - How did you try to tackle the problem(s), what did you expect before starting to investigate (i.e. in theory)?
  - Do your results prove your approach? Why or why not?
- Please do not just copy and paste blurry and skewed images from the literature into your slides. We appreciate self-made diagrams, pictures and sketches. It simply looks better and makes the understanding easier!
- Presentations can be given in GERMAN. However slides have to be prepared in ENGLISH.
- Here, a template for your slides can be downloaded:

2012_template_slides.ppt

Task/Goals for all attendees

- **Given**: Simple, exemplary VHDL description of a filter module (finite impulse response filter, lowpass) and a simple testbench description to simulate and verify the VHDL code of your own filter.
- **Task**: The task is the realization of the same filter functionality as the given one without explicitly using an adder- or multiplier-sign in the VHDL code! The coefficients will be provided. They result in a lowpass behavior of the filter. The goal is to realize a filter with the best metric (depends on phase, see description further down). The winners will be the students with the best metric (for a CORRECTLY WORKING filter, of course).
- **Award**: A nice price will be awarded. More prices and other categories might be awarded depending on the number of students and their work. Awards will be given based on the results for the two different metrics:
  - best design for Xilinx FPGA (metric f/A)
  - best design for ST65 ASIC(metric f^2 / (Pleak*Pdyn))

Phase 1 (3 weeks)

- Tutors:
  - M.Sc. Vlado Altmann
  - M.Sc. Jan Skodzik
  - Dr.-Ing. Peter Danielis
- Tasks:
  - Get familiar with filter theory and its operation
  - Use the Xilinx FPGA Synthesis tools and the ModelSim simulation environment
  - Direct implementation of the FIR filter (do not use + and *-operators)
  - The target FPGA you have to choose in the Xilinx ISE Project is a Virtex 6 (Family: Virtex6, Device: xc6vlx240t, Package: ff1156, Speed: -1).
  - Template and important hints for the presentation of achieved results: see below (can be used, no must)
  - **Target**: Your first working FIR filter design

Sources_2012.zip

Meeting1_2012_Intro.pdf

2012_Template_results.ppt

Phase 2 (2 weeks)

- Tutors:
  - M.Sc. Vlado Altmann
  - M.Sc. Jan Skodzik
  - Dr.-Ing. Peter Danielis
- Tasks:
  - Architectural / Component Optimization (Adders, Multipliers, CSD, Pipelining, parallelization, term sharing, ...)
  - Results for the next presentation have to include frequencies for the synthesized and backannotated design
  - The constraint-file (UCF) can be used to define pin positions and timing constraints for various signals
  - **Target**: A better design, in terms of the metric

Meeting2_2012_Optimization.pdf

your_filter.ucf

Phase 3 (3 weeks)

- Tutors:
  - M.Sc. Martin Gag
  - M.Sc. Tim Wegner
  - M.Sc. Vlado Altmann
- Tasks:
  - Mapping on ST65 technology
  - Further design improvements using the synthesis scripts and tools (architectural changes are welcome but we want to primarily see an adaptation of your design due to the ASIC technology instead of the FPGA and we expect you to purposefully enhance the synthesis scripts for your design requirements)
  - Remark: For a correct power simulation, your design hierarchy must be flat!
  - **Target**: A working and optimized ST65 netlist

Meeting3_2012_Synthesis.pdf

synopsys.zip

Phase 4 (4 weeks)

- Tutors:
  - M.Sc. Martin Gag
  - M.Sc. Tim Wegner
  - M.Sc. Vlado Altmann
- Tasks:
  - Layout for ST65 technology
  - However, investigations and optimizations in all phases are welcome (this is the last phase for the design contest)
  - Usage of Cadence Encounter and Synopsys to achieve backannotated results of a chip layout
  - Remark: Your final netlist may not include slashes and backslashes
  - For presentation: Include a picture of your chip layout together with the results (f, P_{dyn}, P_{leak}, A_{core}, Utilization, metric);
  - **Target**: Complete ST65 layout and backannotated results

encounter.zip

Meeting4_2012_Layout.pdf

Phase 5 (1 week)

- Tutors:
  - All involved
- Tasks:
  - Investigations on different specific topics have to be performed and presented (for example power distribution, electromigration, pad placement, reliability issues, supply network, clock tree synthesis ...)
  - **Target**: Deep insight of specific topic and presentation to fellow students
  - Evaluation forms will be distributed. Please give us some feedback about the project. All remarks are welcome, e.g.
    - Was the project too hard/too easy/just right?
    - Was the support by the tutors appropriate and helpful?
    - Where would you like the focus to be (hardware, vhdl, architecture ...)?
    - Did you learn new content, tools, correlations? If yes, what? What was missing?
    - What did you like the most?

Meeting5_2012_Topics.pdf

Final meeting

- Grades will be sent to the student office (ger. Studienbüro)
- Feedback is kindly appreciated. Please return evaluation forms with opinions, criticism, suggestions ...
- A few collected remarks for a quick refresh are included in the Slides final Meeting
- Winner of the design contest is:
- **Best Design:** **Sebastian Kruse**
- **Most Valuable Designer:** **Nam Pham Van**

Meeting6_2012_Final.pdf

Timetable

Status	Date	Milestone(s)	Description
done	October 17th	Kick-Off Meeting: Start Phase 1	Introduction and start with an exemplary design
done	October 18	VHDL-Recap	Recapitulation of VHDL, tools and flow (participation optional)
done	November 8th	Intermediate Meeting: Start Phase 2	Initial results for Xilinx, FPGA, VHDL
done	November 22nd	Intermediate Meeting: Start Phase 3	Results with backannotated Optimizations for Xilinx, FPGA, VHDL
done	December 13th	Intermediate Meeting: Start Phase 4	Netlist for ST65, results for speed, power, area and the Benchmark Metric from Synopsys tools
done	January 10rd	Intermediate Meeting: Start Phase 5	Results from Cadence Tools (First Encounter): Latest improvements, description of best/final architecture, picture of layout, final results on speed, area, power and the benchmark metric
done	January 17st	Final meeting and Dinner	Presentation of individual topics covering chip design (examples may include power distribution, electromigration, pad placement, reliability issues, supply network, clock tree synthesis ...) At ~18.30: Dinner with all attendees, the winners are invited to one dish of their choice. The event will take place in an Restaurant in Rostock

Attendees & more

#	Name	Group	Slides 1st Meeting	Slides 2nd Meeting	Slides 3rd Meeting	Slides 4th Meeting	Slides Final Meeting
1	Jens Rudolf	1	G1_P1	G1_P2			
2	Johannes Lange						
3	Nam Pham Van	2	G2_P1	G2_P2	3_P3	3_P4	3_P5
4	Sebastian Kruse				4_P3	4_P4	4_P5
5	Hagen Fischer	3	G3_P1	G3_P2			
6	Jacob Maxa				6_P3	6_P4	6_P5
7	Robert Mars	4	G4_P1	G4_P2	7_P3	7_P4	7_P5
8	Andy Schellin				8_P3	8_P4	8_P5

Latest results for the frequency and the benchmark metrics

#	Name	1st Meeting	2nd Meeting	3rd Meeting	4th Meeting
1	Jens Rudolf	64.8 MHz 18 kHz/Pair	**507.6 MHz** 2,488 kHz/Pair		
2	Johannes Lange				
3	Nam Pham Van	**70.1 MHz** **32 kHz/Pair**	425.1 MHz **3,900 kHz/Pair**	500 MHz **9.1e27 /J^2**	384 MHz 12.5e27 /J^2
4	Sebastian Kruse			390 MHz 6.5e27 /J^2	**590 MHz** **14.6e27 /J^2**
5	Hagen Fischer	50.3 MHz 11 kHz/Pair	355.8 MHz 3,357 kHz/Pair		
6	Jacob Maxa			250 MHz 5.4e27 /J^2	565 MHz 0.17e27 /J^2
7	Robert Mars		416.6 MHz 421 kHz/Pair	**1700 MHz** 0.25e27 /J^2	452 MHz 12.7e27 /J^2
8	Andy Schellin			**1700 MHz** 0.25e27 /J^2	409 MHz 13.1e27 /J^2

Design infos

- Prof. Timmermann Vorlesung **Algorithms in Computer Engineering (Algorithmen der Datentechnik)**
- Prof. Timmermann Vorlesung **VLSI I - Basics of VLSI Technology (Grundlagen der VLSI Technik)**
- Prof. Timmermann Vorlesung **VLSI II - Design of VLSI Systems (Design von VLSI Systemen)**
- Prof. Timmermann Vorlesung **VLSI III - Special Applications of VLSI Design (Spezielle Anwendungen des VLSI Entwurfs)** (former events of this seminar/lecture)
- Brief description of steps from ASIC design to volume production **Design steps**, provided by **Europractice**; see also full **Activity Report 2007**
- **Citeseer**: Huge and uptodate database of scientific papers. Use appropriate keywords for your search.
- **DBLP**: Another database of scientific papers is from the University of Trier.
- **IEEE**: From within the university network, you can search the IEEE proceedings etc...

Arihtmetic structures

- Book „Architekturen der digitalen Signalverarbeitung“, Peter Pirsch
- Book **"Computer Arithmetic: Algorithms and Hardware Designs"**, Behrooz Parhami
  - **Pipelined Algorithms**
- **Booth-Algorithmus**
  - **Booth and modified Booth**
- As Filters mainly consist of Adders and Multipliers, you may find interesting information here:
  - Binary Adder Architectures for Cell-Based VLSI and their Synthesis (**Document**)
  - **Arithmetik**, University of Flensburg
  - Hints for speed freaks:
    - Conditional Sum
      - excellent for speed but needs fast multiplexers
      - in CMOS this can be done using transmission gates
      - however, cascaded transmission gates are slow unless buffers are used
    - Carry Lookahead (CLA)
      - fast, but irregular and large layout, built up of active gates
      - variants of CLA
        - Brent Kung adder
          - small and regular layout, but a bit slow
        - Kogge Stone adder
          - larger but faster
        - Han Carlson adder
          - tradeoff between BK and KS
        - others?
- For everything else: **Google**

Information on Synopsys and ST

- To be able to work with all the tools you need an account for the local laboratories and the general one from the "Rechenzentrum". Please refer to Mrs. Krueger (room 1312) for the local account if you do not have one yet.
- If you want to build the designs out of basic cells you can find the component declarations for Xilinx at $XILINX\vhdl\src\unisims\unisim_VCOMP.vhd on the machine. Consider that not all gates and specialized functions for FPGAs can also be synthesized for an ASIC.
- Use the menu entry "Help->Man pages" for command reference within Synopsys
- Synopsys tutorials, user guides etc. can be found here: /opt/synopsys/synthesis/doc/
- Course info: **Application Specific IC Technology**

Cadence FE

Information on Cadence First Encounter:

- The manual for 2009 can be found here: **Slides Meeting 4**
- The following manuals refer to Silicon Ensemble (previous tool) but are helpful and in part still valid:
- Using the Power Analyzer to evaluate the power consumption: **Power Analyzer**
- **Silicon Ensemble Lecture Slides**
- **Silicon Ensemble Handout**
- A tutorial for the clock tree synthesis: **CTgen-Files**
- A **good tutorial from Lunds University** with additional infos can be found.